Abstract -This letter presents a novel device, which is used to realize black phosphorus (BP) p-MOSFETs and nMOSFETs in a single structure by means of electrostatically doped source and drain regions. The devices achieve I ON /I OFF of greater than 10 4 at V DS = 1.0 V with only a 14% increase in subthreshold slope from V DS = 0.1 to 1.0 V. These results represent a substantial improvement in OFFstate characteristics over conventional Schottky-contacted BP MOSFETs at high V DS and also pave the way for the realization of novel devices, such as tunneling field-effect transistors.
I. INTRODUCTION
A S THE end of scaling in silicon CMOS has been approaching, much research has been designated to exploring new material systems and novel device structures that have the potential to improve performance and reduce energy consumption. Two-dimensional (2D) materials have garnered strong interest for this purpose due to their ability to retain their pristine crystal properties even at the ultra-thin body thicknesses required to maintain proper electrostatic control as gate lengths continue to shrink below 10 nm. Recently, 2D black phosphorus (BP) has emerged as having properties which appear to make it suitable as a post-Si channel material. These properties include high mobility (1000 cm 2 /Vs) [1] - [3] , tunable band gap (0.3-2.0 eV), and anisotropic effective mass [4] - [6] . Currently, due to Fermi level pinning, most BP MOSFETs reported in the literature utilize Schottky contacts, but these contacts have been shown to lead to high contact resistance and poor subthreshold slope (SS) at high values of drainto-source voltage (V DS ), due to ambipolar carrier injection from the drain electrode [7] - [10] . The injection from the drain is enhanced, particularly in thick BP films, by the small (0.3 eV) direct band gap which leads to efficient tunneling of carriers from the drain contact back into the BP channel as the device enters the subthreshold regime. Utilizing heavily doped contacts represents a method by which the ambipolar carrier injection from the drain can be reduced, by increasing the tunneling distance of the carriers and by utilizing "band-gap filtering" to cut off the energy states that would be occupied by the "tail" of the Fermi-Dirac distribution function. To date, surface charge transfer doping [11] , [12] , bulk doping [13] , [14] , and electrostatic doping techniques [15] have been utilized in BP devices, showing the ability to enhance hole or electron conduction. In this work we chose to dope BP using local electrostatic gating because it allows for gate-tunable hole and/or electron doping concentrations which make a good platform for studying the effects of different electrostatic schemes on device performance. This is done by fabricating a triple-gated device structure which includes separate independent back gates to create electrostatically doped (ES-doped) source (S) and drain (D) regions and a gate region that is shielded from the S and D gate fields. With this device structure, we demonstrate BP p-MOSFETs and n-MOSFETs with greatly improved SS and on-to-off current ratio (I ON /I OFF ) at high V DS compared to Schottky-contacted BP MOSFETs.
II. DEVICE FABRICATION
In order to create a device that gives independent control of the BP source, drain, and channel doping regions, we 0741-3106 © 2016 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission.
See http://www.ieee.org/publications_standards/publications/rights/index.html for more information. designed and fabricated a structure utilizing 3 independent local back gates. Electron-beam lithography was used for all of the patterning steps and all metal was deposited using electron-beam evaporation followed by lift-off. The process started by patterning quasi-planarized source-gate and draingate electrodes consisting of Ti/Pd. Atomic layer deposition (ALD) was then used to deposit 40-nm of HfO 2 . Next, the channel gate electrode was patterned such that it overlaps and shields the source-gate and drain-gates so as to create perfectly adjacent gate interfaces. ALD was again used to deposit the 7-nm of HfO 2 which acted as the gate oxide. The deposited HfO 2 film gives an EOT of 1.6 nm for the gate oxide. Fewlayer BP was exfoliated, then aligned and transferred to the gates using a PDMS stamping method. To minimize the BP degradation, PMMA was immediately spin-coated, acting as a temporary passivation layer and a resist for the following patterning step. Next, Ti/Au contacts were made to the BP and finally a passivation layer of 100 nm of Al 2 O 3 was deposited by ALD. An optical micrograph and cross-sectional diagram of a completed device are shown in Fig. 1 . Two devices with BP thicknesses of 5.7 nm and 12.8 nm were fabricated, where atomic force microscopy was used to extract the BP thickness.
III. RESULTS
The devices were measured at room temperature using an Agilent B1500A parameter analyzer along with a Keithley 2450 unit as a constant voltage source for the source gate. During test, constant voltages (V SG and V DG ) are applied to the "Source Gate" and "Drain Gate" terminals, respectively, to control the BP doping in the source and drain regions. Due to the threshold shift caused by the Al 2 O 3 passivation [16] , [17] , the voltages for conversion between n-type and p-type doping occurred around V SG , V DG = 0, so that when V SG , V DG > 0, (V SG , V DG < 0),the device operated as an n-MOSFET (p-MOSFET). Fig. 2 shows the p-MOSFET and n-MOSFET characteristics for ES-doped BP MOSFETs with 5.7 nm and 12.8 nm BP channels. The transfer characteristics show symmetry between the p-MOSFET and n-MOSFET configurations, and no ambipolar turn-on is observed at low |V DS |. The I D vs. V DS curves in the insets show good saturation behavior and symmetric p-and n-MOSFETs characteristics. The electron and hole field effect mobilities were extracted at |V DS | = 0.1 V of the transfer characteristics using the peak transconductance, g m giving values of 29 cm 2 /Vs (12.8 nm BP) and 11 cm 2 /Vs (5.7 nm BP) for electrons and 28 cm 2 /Vs (12.8 nm BP) and 3.3 cm 2 /Vs (5.7 nm BP) for holes. Non-idealities at the BP/HfO 2 interface could account for the relatively low mobilities as well as the unexpectedly higher electron-tohole mobility ratio. The observed hysteresis is likely caused by bulk traps in the HfO 2 being charged and discharged as V G is swept, and has been observed in other reports on 2D-material MOSFETs [18] - [20] . This effect is enhanced due to the relatively large voltages (± 3 V) being applied across the 7 nm HfO 2 layer. An interfacial P x O y layer is also expected due to surface oxidation during BP transfer which could also contribute to the relatively low mobility and to the gate sweep hysteresis.
I ON /I OFF ratios greater than 10 4 for the 5.7 nm BP channel and almost 10 3 for the 12.8 nm BP channel are observed at |V DS | = 0.1 V. These I ON /I OFF results are comparable to those of Ti Schottky contacted BP MOSFETs of similar thicknesses in the literature [10] . However, as |V DS | is increased, the Schottky contacted BP MOSFETs show up to two orders of magnitude decrease in I ON /I OFF after |V DS | is increased to 1.5 V [10] . This degradation of I ON /I OFF is caused by ambipolar current injected back into the channel from the drain as the device is being turned off. On the other hand, our BP MOSFETs with ES-doped contacts show considerable improvement, as I ON /I OFF decreases by less than a factor of two when |V DS | is increased from 0.1 to 1.0 V. As shown by the band diagrams in Fig. 3 , this improvement is due to the fact that, in the ES-doped MOSFET, I OFF is limited by band-to-band tunneling, creating a longer distance for tunnel current injection from the drain to the channel compared to a Schottky-contacted MOSFET. Fig. 4 shows SS plotted vs. I D for the ES-doped BP MOSFETs showing only minor degradation with increasing V DS . Fig. 4(c) compares the SS characteristics at low and high V DS for the ES-doped BP MOSFETs and Ti Schottky contacted BP MOSFETs which utilize a single local back gate and HfO 2 as the gate oxide. It is important to note that the SS values at low V DS for the ES-doped BP MOSFETs are far from ideal. We suspect this results from a high D it due to the ambient degradation of the bottom BP surface during the transfer process and expect that by performing this step in an inert environment, the D it can be greatly reduced and ideal SS can be achieved. However, the function of the ES-doped contacts in improving the SS values at high V DS are still clearly seen when examining the table in Fig. 4(c) . The ES-doped MOSFETs show a 14% and 22% increase in SS for the 5.7 nm BP device and 12.8 nm BP device respectively. Schottky contacted devices with similar BP thicknesses from [10] show SS increases of 69% and 550% for a 4.5 nm BP device and a 13.8 nm BP device respectively. This is a substantial improvement and may prove important as future BP MOSFETs used in practical applications will require high performance at high V DS values.
In future work, it will be important to increase I ON and reduce the hysteresis in the devices. The relatively low I ON is due to the long gate length of 3.3 µm and at shorter gate lengths, Schottky-contacted BP MOSFETs have achieved I ON values over 500 µA/µm [7] . Similar values should be achievable with the ES-doped BP MOSFETs provided the source and drain regions can be heavily doped in order to minimize series resistance. Increasing the mobility of the BP channel by minimizing BP oxidation and improving the BP/dielectric interface would also increase I ON . While these improvements are compatible with the ES-doping platform, we do note that high-speed performance could be limited by the parasitic capacitance between the source/drain gates and the central gate electrode. Despite these challenges, the novel ES-doped MOSFET demonstrates a way to substantially improve subthreshold characteristics of BP MOSFETs while introducing no intrinsic on-state performance limitations.
IV. CONCLUSION
We have presented a triple-gated device structure which has been used to demonstrate BP p-MOSFETs and n-MOSFETs with electrostatically doped source and drain regions. The devices show improved SS and I ON /I OFF ratios at high V DS compared to Schottky-contacted BP MOSFETs. The triplegated device structure is also promising platform for exploring other types of novel devices with 2D materials because of the ability to control doping in three independent regions of a channel. This could be particularly useful for fabrication of lateral tunneling-field-effect transistors with 2D materials, a device which has been studied theoretically [21] , and typically utilizes asymmetric doping concentrations in the source and drain regions, as well as a gated channel region.
